Regviz

Espressif Systems /ESP32-C2 /RTC_CNTL /DIG_PWC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DIG_PWC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/RTC_CNTL/DIG_PWC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VDD_SPI_PWR_DRV 0 (VDD_SPI_PWR_FORCE)VDD_SPI_PWR_FORCE 0 (VDD_SPI_PD_EN)VDD_SPI_PD_EN 0 (LSLP_MEM_FORCE_PD)LSLP_MEM_FORCE_PD 0 (LSLP_MEM_FORCE_PU)LSLP_MEM_FORCE_PU 0 (DG_WRAP_FORCE_PD)DG_WRAP_FORCE_PD 0 (DG_WRAP_FORCE_PU)DG_WRAP_FORCE_PU 0 (DG_WRAP_PD_EN)DG_WRAP_PD_EN

Description

register description

Fields

VDD_SPI_PWR_DRV

Need add desc
VDD_SPI_PWR_FORCE

Need add desc
VDD_SPI_PD_EN

Need add desc
LSLP_MEM_FORCE_PD

memories in digital core force PD in sleep
LSLP_MEM_FORCE_PU

memories in digital core force no PD in sleep
DG_WRAP_FORCE_PD

digital core force power down
DG_WRAP_FORCE_PU

digital core force power up
DG_WRAP_PD_EN

Need add desc

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd